

XIA LLC 31057 Genstar Rd. Hayward CA 94544 Phone: (510) 401-5760 FAX: (510) 401-5761

## High Density Low Cost Readout Electronics for Large Scale Radiation Detectors

Project PI: Dr. Hui Tan DOE Grant DE-SC0006318 DOE Office of Science, Office of Nuclear Physics

Presenter: Dr. Stephen Asztalos, XIA LLC

#### Motivation



- Large scale nuclear physics experiments with hundreds or thousands of detector channels
  - Existing off-the-shelf readout electronics prohibitively expensive
  - Need for high density, low cost readout electronics with good linearity, timing and energy resolutions
- Recent improvements in the design of commercial ADCs have resulted in a variety of multi-channel ADCs that are natural choice for designing such high density readout modules
  - 4 or 8 channels integrated on a single chip
  - 10 to 16 bits and 40 to 250 MSPS sampling rates
  - Consume power as low as ~50 mW per channel

## Large Scale NP Detectors



- **Boo**ster Neutrino Experiment (BooNE) at Fermilab
  - Investigate the question of neutrino mass by searching for oscillations of muon neutrinos into electron neutrinos
  - MiniBooNE, the first phase of BooNE, uses a single detector which is a large tank of 800-ton mineral oil liquid scintillator and viewed by 1280 photomultiplier tubes >1280 readout channels needed
- Absolute Luminosity For ATLAS (ALFA)
  - Each detector module consists of ten layers of two times 64 scintillating fibers each
  - The fibers are coupled to 64-channel Multi-Anodes PMTs
  - The total number of channels is about 15000
- GRETINA, the first stage of a full Gamma-Ray Energy Tracking Array (GRETA)
  - A large number of auxiliary detectors are planned for GRETINA,
    e.g. silicon and scintillation particle detectors and gas counters

## **SBIR Project Objectives**



SBIR Project objective is to develop a high channel count, low cost, and versatile digital readout module for large scale nuclear physics radiation detectors

Pixie-32": a 32-channel digital gamma-ray spectrometer

- target price per channel will be only \$200-\$300 while it will still be a true spectrometer
- Implement a PCI Express interface (up to 1 GB/s) on Pixie-32 modules (versus the regular 100 MB/s PCI interface on Pixie-4 and Pixie-16)

## **Technical Approach**




SBIR Phase	Tasks	Status
I	Verify capability of modern FPGAs to receive Gbit/s data streams from a multichannel ADC	Done
I	Estimate costs for different board architectures	Done
I	Verify multichannel ADCs for spectroscopy quality	Done
П	Finalize architecture for the Pixie-32 spectrometer	Done
II	Draw design schematics and layout printed circuit boards	Done
II	Manufacture a small number of prototype boards	Done
II	Develop Pixie-32 FPGA firmware	Done
II	Develop PCI Express driver and API library	90%
II	Develop a user interface that can be used for 100's or even 1000's of data acquisition channels	In Progress

#### **No-cost extension until November 2015**

#### **Multichannel ADC Tests**






DOE SBIR/STTR Exchange Meeting, Aug. 6-7, 2015, Washington, D.C.

#### **Multichannel ADC Tests**



#### Differential Nonlinearity (DNL) Tests of Multichannel ADC



DOE SBIR/STTR Exchange Meeting, Aug. 6-7, 2015, Washington, D.C.

# Chosen Multichannel ADC – AFE5801

# 8-Channel Variable-Gain Amplifier (VGA) With Octal High-Speed ADC


Eight Variable-Gain Amplifiers (VGA) Variable Gain, –5dB to 31dB With 0.125dB or 1dB Steps Digital Gain Control

Third-Order Antialiasing Filter With Programmable Cutoff Frequency (7.5, 10, or 14MHz)


Analog-to-Digital Converter (ADC) Octal Channel, 12Bit, 65MSPS

#### **Pixie-32 Prototype**





#### **Pixie-32 System Diagram**




Instruments That Advance

The Art

#### **Pixie-32 Prototype**





#### Pixie-32 in a PXIe chassis

DOE SBIR/STTR Exchange Meeting, Aug. 6-7, 2015, Washington, D.C.

32 singleended analog signal inputs to the Pixie-32 front panel

Other types of cabling solutions are possible, e.g. ribbon cable connections to detector outputs


#### Main Processor FPGA



- Utilized the latest FPGA technology, a 7-series Artix-7 FPGA from Xilinx, which offers low power, low cost and yet high performance, when compared to existing FPGA technology
- Firmware runs inside this Artix-7 FPGA
  - deserialize high speed serial data from ADCs
  - trigger and compute detected pulses' energy, time of arrival, and record raw waveforms for offline pulse shape analysis
  - communicate to host computer through a up to 800 MB/s PCI-express interface


# **32-Chan Logic in Artix-7 FPGA**

- Four 8-chan groups of logic indicated by the four colored regions in the Artix-7 FPGA
- Slices utilization percentage is only 23% for 32 channels



## **DSP Slices in Artix-7 FPGA**

- Utilized DSP slices in Artix-7 FPGA to compute pulse energy
- DSP slices have 25 x 18 multiplier, 48-bit accumulator, and pre-adder






#### **Pixie-32 Test Software**



Arer = v0.15421	Sample trace captured by Pixie-32
COM    WordSize    0      PLX    16 bit    Device Number      0    2      Data    0      ID ata    0      ID ata    0      Number of Words    1      Start Address    0 x      Number of Cycles    1      Interval (ms)    1      Options    3      Start Address    0 x      Number of Cycles    1      Interval (ms)    1      Verify Data    0      Write    Write	2800 Line 10 2800

- Software for booting up Pixie-32 boards
- Direct FPGA register read/write
- Data acquisition and display



0.0

0.5

1.0

2.0

1.5

Time (µs)

2.5



#### **Phase II Remaining Tasks**



- Complete the development of PCI Express driver and API library and the user interface software
- Test & Characterization

Characterize gamma-ray spectroscopy performance
 Test Pixie-32 at collaborating laboratories


#### **Summary & Outlook**



- Characterized spectroscopy performance of multichannel ADCs
- Finalized Pixie-32 board architecture
- Designed and manufactured Pixie-32 prototype boards
- Working to complete the development of firmware and software for the Pixie-32
- Ongoing efforts to commercialize Pixie-32 as early as possible (orders already pending!)

#### **Multichannel ADC Tests**








#### HPGe energy resolution (keV, FWHM)

Energy (keV)	AD9222		ADS6425		AFE5801		
	Ch0	Ch1	Ch0	Ch1	Ch0	Ch1	AD9432
122	0.92	0.92	0.98	1.08	1.15	1.16	0.84
661.6	1.34	1.36	1.36	1.43	1.55	1.55	1.28
1332.5	1.78	1.80	1.84	1.82	1.96	1.96	1.72
2614.5	2.39	2.44	2.47	2.52	2.64	2.63	2.36

#### **Multichannel ADC Tests**





DOE SBIR/STTR Exchange Meeting, Aug. 6-7, 2015, Washington, D.C.

## **Pixie-32 Block Diagram**

Instruments That Advance The Art

