On the Path to Exascale: Deploying an Emerging HPC Architecture

Jeffrey Vetter

DOE Exascale Tools Workshop Annapolis, MD 13 October 2011





College of Computing Computing

http://ft.ornl.gov vetter@computer.org

In a nutshell

- Recap motivation for emerging architectures
- Productivity
- Keeneland a case study
 - Software plays a critical roll in productivity!
- Top 10 Gaps in our Existing Toolset (wearing my project director hat)
 - Find a way to measure and demonstrate productivity and you will be well-rewarded

Technology Trends

Notional Exascale Architecture Targets


Exascale Arch Report 2009

System attributes	2001	2010	"2	015"	"20	18"
System peak	10 Tera	2 Peta	200 Pet	aflop/sec	1 Exafl	op/sec
Power	~0.8 MW	6 MW	15 MW		20 MW	
System memory	0.006 PB	0.3 PB	5	PB	32-6	4 PB
Node performance	0.024 TF	0.125 TF	0.5 TF	7 TF	1 TF	10 TF
Node memory BW		25 GB/s	0.1 TB/sec	1 TB/sec	0.4 TB/sec	4 TB/sec
Node concurrency	16	12	O(100)	O(1,000)	O(1,000)	O(10,000)
System size (nodes)	416	18,700	50,000	5,000	1,000,000	100,000
Total Node Interconnect BW		1.5 GB/s	150 GB/sec	1 TB/sec	250 GB/sec	2 TB/sec
MTTI		day	O(1	. day)	O(1	day)

Contemporary Systems


Date	System	Location	Comp	Comm	Peak (PF)	Power (MW)
2010	Tianhe-1A	NSC in Tianjin	Intel + NVIDIA	Proprietary	4.7	4.0
2010	Nebulae	NSC In Shenzhen	Intel + NVIDIA	IB	2.9	2.6
2010	Tsubame 2	TiTech	Intel + NVIDIA	IB	2.4	1.4
2011	K Computer (612 cabinets)	Kobe	SPARC64 VIIIfx	Tofu	8.7	9.8
~2012	Cray 'Titan'	ORNL	AMD + NVIDIA	Gemini	20?	7?
~2012	BlueGeneQ	ANL	SoC	IBM	10?	?
~2012	BlueGeneQ	LLNL	SoC	IBM	20?	?
~2012	BlueWaters Redux ??	NCSA	??	??	??	??
	Others					

The Commodity Trend: Dark Silicon



AMD's Llano: A-Series APU

- Combines
 - 4 x86 cores
 - Array of Radeon cores
 - Multimedia accelerators
 - Dual channel DDR3
- 32nm
- Up to 29 GB/s memory bandwidth
- Up to 500 Gflops SP
- 45W TDP



Tianhe-1A uses 7000+ NVIDIA GPUs

- Tianhe-1A uses
 - 7,168 NVIDIA Tesla M2050 GPUs
 - 14,336 Intel Westmeres
- Performance
 - 4.7 PF peak
 - 2.5 PF sustained on HPL
- 4.04 MW
 - If Tesla GPU's were not used in the system, the whole machine could have needed 12 megawatts of energy to run with the same performance, which is equivalent to 5000 homes
- Custom fat-tree interconnect
 - 2x bandwidth of Infiniband QDR

The Ne	w Yo	rk Eimes			Business chno		-	
WORLD	U.S.	N.Y. / REGION	BUSINESS	TECHNOLOGY	SCIENCE	HEALTH	SPORTS	OPINION
Search	Tech	nology		nside Technolo		s Computin	g Compa	Bits nies Blo

China Wrests Supercomputer Title From U.S.

By ASHLEE VANCE Published: October 28, 2010

A Chinese scientific research center has built the fastest supercomputer ever made, replacing the United States as maker of the swiftest machine, and giving China bragging rights as a technology superpower.

f	RECOMMEND
6	TWITTER
	SIGN IN TO E-MAIL
母	PRINT
P	REPRINTS
in	SHARE



The Tianhe-1A computer in Tianjin, China, links thousands upon thousands of chips. current top computer, which is at a national laboratory in Tennessee, as measured by the standard test used to gauge how well the systems handle mathematical calculations, said Jack Dongarra, a <u>University of Tennessee</u> computer scientist


The computer, known as Tianhe-1A,

has 1.4 times the horsepower of the

who maintains the official supercomputer rankings.


Although the official list of the top 500 fastest machines, which comes out every six months, is not due to be completed by Mr. Dongarra until next week, he said the

Chinese computer "blows away the existing No. 1 machine." He added, "We don't close the books until Nov. 1, but I would say it is unlikely we will see a system that is faster."






"I know it when I see it"




Utility is value user places on getting a result at time T



 T = T(P,Q) and C = C(P,Q) are functions system parameters P and application characteristics Q

Key challenges: -Productivity is user/application specific -Limited number of variables we can actually measure

Tracking development productivity



Keeneland

A case study

Keeneland - Enabling Heterogeneous Computing for the Open Science Community

Jeffrey Vetter, Dick Glassbrook, Jack Dongarra, Karsten Schwan, Sudha Yalamanchili, Bruce Loftis, Stephen McNally, Jeremy Meredith, Patti Reed,

Jim Rogers, Philip Roth, Kyle Spafford, Kevin Sharkey, and many others





http://keeneland.gatech.edu













J.S. Vetter, R. Glassbrook, J. Dongarra, K. Schwan, B. Loftis, S. McNally, J. Meredith, J. Rogers, P. Roth, K. Spafford, and S. Yalamanchili, "Keeneland: Bringing heterogeneous GPU computing to the computational science community," *IEEE Computing in Science and Engineering*, *13(5):90-5, 2011*, <u>http://dx.doi.org/10.1109/MCSE.2011.83</u>.

Keeneland High Level Goals (in one slide)

- Provide a new, innovative class of computing architecture to the NSF community for science
- Acquire, deploy, and operate two GPU clusters
 - Initial delivery Operational
 - Full scale Spring 2012
 - Operations, user support
- Ensure software tools, application development support for user productivity and success
- Perform technology assessment to track fast moving hardware and software
- Perform education, Outreach, Training for scientists, students, industry on these new architectures















Keeneland Node Architecture SL390






Peptide folding on surfaces

- Peptide folding on a hydrophobic surface

 www.chem.ucsb.edu/~shesgroup
- Surfaces can modulate the folding and aggregation pathways of proteins. Here, we investigate the folding of a small helical peptide in the presence of a hydrophobic surface of graphite. Simulations are performed using explicit solvent and a fully atomic representation of the peptide and the surface.



1	AMBER	11 Benchmark	
1 s -	_		-
ns/di	-	_	_
		-	
2	gsoCPU (Ranger.tacc)	4GPU (cmsi.ucsb.cdu)	4GPU (Keenela

Benefits of running on a GPU cluster:

increasing number of CPUs.

Reduction in the the number of computing nodes

needed: one GPU is at least faster than 8 CPUs in

The large simulations that we are currently running

would be prohibitive using CPUs. The efficiency of

it can also decrease consumption of memory and

the CPU parallelization becomes poorer with

GPU-accelerated AMBER Molecular Dynamics.

Joan-Emma Shea a

Hadron Polarizability in Lattice QCD


Understanding the structure of submoties particles represents the main chaining for today is nuclear physics. Photons are used to probe this structure in experiments carried out at isotenicies around the world. To integrat the results of these experiments are need to understand how electromagnetic field interacts with submucker particles is described by Quartum Chromodynamics (QCQ), Lattice CCD is a 4-dim resident activities of submucker particles is described by Quartum Chromodynamics (QCQ), Lattice CCD is a 4-dim resident activities of water of the theory that can be solved numerically. The focus of our project is to understand how the electric field deforms neutrons and proton by computing the polarizability using lattice QCD

http://samural.ph/s.gwu.edu/wki/hdex.phgHadon_colarizabilt



Experimental and current values for neutron electric polarizability in latice QCD.

Alexandru and F. X. Lee. (arXiv:0510.2533)



Performance comparison between Keenelands GPU cluster and Krakens Cray XT-5 machine. The CPU core count is transities to GPU epulvatient count by dividing the total number of CPUs by 22, which is the number of CPU cores equivatient to a single-CPU performance.

24

Andrel Alexandru

Lattice QCD simulations require very large bandwidth to run

Lattice QCD simulations can be efficiently parallelized

Bulk of calculation spent on one kernel.

The kernel requires only nearest neighbor

Out the lattice into equal sub-lattices. Effectively use

single instruction multiple data (SIMD) paradigm

efficiently. GPUs have 10-15 times larger memory bandwidth

AFTICEO

The George Washington University

Why GPUs?

compared to CPUs.

information.

A. Alexandru. et. al. (arXiv:1102.5102)

NAMD

- Biomolecular dynamics
- Public 2.7 Beta 4 pre-release
 - configuration flags to enable GPU support
 - minor benchmark input file modifications
- Single-node performance:
 - 4x faster than CPU on small benchmark,



Jet Engine Noise

User: Gregory Blaisdell, Purdue


- Large eddy simulation, computational aeroacoustics
- NSF PetaApps project
- Applications team:


Georg

- function offload model results in communication bottlenecks
- interested in pursuing other approaches to minimize communications

TENNESSEE

RIDGE






6

Keeneland Usage At a Glance

- 110 nodes available to users with 8 reserved for software evaluation and 2 reserved for operational testing, totaling 120 compute nodes.
- 2 general purpose login nodes and 2 GSISSH login nodes, totaling 4 login nodes
- 190 total users with 130 active users
- 33,400 total jobs run since installation
- 28,500 completed jobs (due to system errors, user cancellations, or errors in codes)
- 85% of submitted jobs complete as expected



Software!

It's the software stupid!

Holistic View of HPC

Performance, Resilience, Power, Programmability

•	Materials	

- Climate
- Fusion
- National Security

Applications

- Combustion
- Nuclear Energy
- Cybersecurity
- Biology
- High Energy Physics
- Energy Storage
- Photovoltaics
- National Competitiveness
- <u>Usage Scenarios</u>
 - Ensembles
 - UQ
 - Visualization
 - Analytics

Programming Environment

- Domain specific
 - Libraries
- Frameworks
- Templates
- Domain specific
- languages
- Patterns
 Autotuners
 Critical
- Platform specific
- Languages
- Compilers
- Interpreters/Scripting
- Performance and Correctness Tools
- Source code control

System Software

- Resource Allocation
- Scheduling
- Security
- Communication
- Synchronization
- Filesystems
- Instrumentation
- Virtualization

Architectures

- <u>Processors</u>
 - Multicore
 - Graphics Processors
- FPGA
- DSP
- <u>Memory and Storage</u>
 - Shared (cc, scratchpad)
 - Distributed
 - RAM
 - Storage Class Memory
 - Disk
 - Archival
- Interconnects
 - Infiniband
 - IBM Torrent
 - Cray Gemini, Aires
 - BGL/P/Q
 - 1/10/100 GigE

KIDS Software

- CUDA 3.2, 4.0
- NVIDIA OpenCL 1.0
- CentOS 5.5
- Intel, PGI, and GNU compilers
- OpenMPI, MVAPICH
- Torque (PBS) batch software

- GPU Enabled Compilers
 - PGI 11.x
 - CAPS HMPP Workbench 2.4.4
 - Reservoir Labs R-Stream 3.1.4.1
 - OpenMPC
 - PGI CUDA FORTRAN
 - Participating in OpenMP
 Accelerator working group
- Debuggers
 - Cuda-gdb
 - Allinea DDT







22



Allinea DDT with CUDA support

Georgia

• Debugging Stencil2D from SHOC benchmark suite

	Allinea Distributed Debugging Tool v3.0.17139
Session Control Searc	ih Yiew Help
	Ŷ (Å []• []] []] []] [] [] [] (□ + ⊙ +
Current Group: All	Focus on current: Group C Process C Thread C Step Threads Together
All	0 1 2 3
Create Group	
CUDA Threads (Process	0. Kernel 4) Block 0 ÷ 0 ÷ Thread 0 ÷ 0 ÷ 0 ÷ Go Grid size: 48x48 Block size: 16x16x1
Project Files	main.cpp 👔 🥂 CUDAStencilKernel.cu 🛐 🛛 🖉 Current Line(s) 🔹 Current St
Search 🔍	183 cudaMemcpy2D(newData + (mtx.GetNumColumns() - 1), // dest currentLine(s)
Project Files	134. rowExtent, // destination pitch
Source Tree	185 currData + (mtx.GetNumColumns() - 1), // source Value Value 186 rowExtent, // source pitch
+ Header Files	187 sizeof(T), // width of data to transfer (bytes.
Source Files	188 mtx.GetNumRows(), // height of data to trar
+ m CUDAStencil.c	189 cudaMemcpyDeviceToDevice);
+ CUDAStencilK	190 191 // run the CUDA kernel
+ CommonCUD	<pre>191 // run the CUDA kernel 192 for(unsigned int iter = 0; iter < nIters; iter++)</pre>
+ I HostStencil.cr	193 E
+ m InitializeMatrix	194 this->DoPreIterationWork(currData,
+ m InvalidArgValu	195 newData,
+ III MPI2DGridPro	196 mt×,
+ MPICUDASten	197 iter); 198
+ # MPICUDASten	199 // do the stencil operation
+ • • MPIHostStenc	200 StencilKernel<< <dimgrid, dimblock,="" localdatasize="">>>(currData</dimgrid,>
	201 newData,
+ MPIHostStenc	202 this->wCenter,
+ 🚥 MPIStencilUtil.	203 this->wCardina]
Option.cpp Option.cpp	204 this->wDiagonal); 205
+ m OptionParser.	206 // swap our notion of which buffer holds the "real" data
	207 if(currData == da)
+ C PBSD_manage	208 8
	209 currData = db;
+ C PBSD_msg2.c	210 newData = da;
+ C PBSD rdrpvc	211 3
	Type: none selected
Input/Output Breakpo	oints Watchpoints Tracepoints Stacks (All) Evaluate
input/Output	a × Expression Value
Output For Rank: 0	골 · · · · · · · · · · · · · · · · · · ·
	speration on chosen device, 10 passes.
Depending on chosen of	device, this may take a while.
	-
and the state of the state of the state	
Type here ('Enter' to sen	nd): <u>More</u> *
	Rear
	near Internet



KIDS Software (2)

- Libraries
 - CUBLAS
 - CUFFT
 - CUSparse
 - CURNG
 - MAGMA
 - Jacket (eval)
- Frameworks
 - Thrust

- Performance
 - NVIDIA Visual Profiler
 - Tau
- Hardware counters
 - CUPTI
 - PAPI (on CUPTI)
- Other language bindings...















DOE Vancouver TAU Example

Stencil2D Parallel Profile / Trace

Std. Dev. Mean node 0, thread 0 node 0, thread 1 node 1, thread 0 node 1, thread 1 node 2, thread 0 node 2, thread 1 Timeline Function Summary 15.600 s 15.592 s 15.594 s 15.598 s 15.602 s All Processes, Accumulated Exclusive Time per Function... 15.596 s 15 ms 10 ms 0 ms 5 ms Process 0 18,967 ms CUDA_SYNC CUDART_API CUDA[0] 0:1 14:895 ms CUDA_KERNEL Process 1 MPI CUDA[1] 1:1 d 797 m Application Process 2 Context View CUDA[0] 2:1 🚝 Master Timeline 🔯 -Process 3 Value Property CUDA[1] 3:1 Function StencilKernel CUDA[0] 0:1, Values of Counter "l1_shared_bank_conflict" over Time Function Group CUDA_KERNEL Interval Begin 15.595375 s 40 Interval End 15.59586 s 30 k 20 k 10 k * Duration 485.132681 µs **Communication Matrix View** Average Bandwidth CUDA[0] 0:1, Values of Counter "threads_per_kernel" over Time 1,500 k 1.000 k 500 k Process 0 320 MiB/s Ok CUDA[0] 0:1 280 MiB/s Process 1 240 MiB/s CUDA[0] 0:1, Values of Counter "threads_per_block" over Time CUDA[1] 1:1 200 MiB/s 250 200 150 Courtesy Allen Malony, U. Oregon 100 50 1

Metric: TAUGPU TIME Value: Exclusive

















Top 10 Gaps in our Existing Toolset (wearing my facility project director hat)

- 1. Anticipate the software availability time lag
- 2. Systematic performance modeling to project future performance
 - Is my application a good fit for a GPU?
- 3. Locality management, data orchestration tools
 - Which memory should I use for my kernel?
 - NUMA, NUDA effects
- 4. Interoperability among multiple programming systems and tools
 - MPI, OpenMP, Threads, CUDA, OpenCL, PGAS,
 - E.g., GPUdirect
- 5. Self-aware runtime systems that help manage load-balance and device management (to hide 'system' differences), autotuning
 - Most every GPU system has a (drastically) different configuration





Top 10 Gaps in our Existing Toolset [2] (wearing my facility project director hat)


- 6. Correctness tools that automatically identify problems
 - Ocelot records memory conflicts, access errors
- 7. Resiliency and power information
 - Some of our users want to trade ECC for 50% performance improvement
- 8. Fine grained thread information
 - Most tools provide high level information about kernel performance (attribution)
- 9. Education, education, education!!
- 10. Performance contracts
- 11. Unified programming model
 - Many problem could be solved with a higher level programming model




Some possible solutions

CUDA v. OpenCL

- What does performance look like today?
- This chart shows the SHOC results of CUDA over OpenCL on a single Tesla M2070 on KIDS (CUDA 4.0, May 2011)
- Note that performance is (in most cases, close to equivalent)
- Cases where it's not tend to be related to texture memory or transcendental intrinsics




A. Danalis, G. Marin, C. McCurdy, J. Meredith, P.C. Roth, K. Spafford, V. Tipparaju, and J.S. Vetter, "The Scalable HeterOgeneous Computing (SHOC) Benchmark Suite," in Third Workshop on General-Purpose Computation on Graphics Processors (GPGPU 2010)`. Pittsburgh, 2010




M2090 v. M2070 SHOC Results


- M2090 v. M2070 in
 CUDA 4.0
- Performance
 improvements
 commensurate with
 expectation



Ocelot: Dynamic Execution Infrastructure



Maestro



- Portability
- Load balancing
- Autotuning

K. Spafford, J. Meredith, and J. Vetter, "Maestro: Data Orchestration and Tuning for OpenCL Devices," in *Euro-Par* 2010 - Parallel Processing, vol. 6272, Lecture Notes in Computer Science, P. D'Ambra, M. Guarracino et al., Eds.: Springer Berlin / Heidelberg, 2010, pp. 275-86.

Acknowledgements

- <u>http://ft.ornl.gov</u>
- http://keeneland.gatech.edu







Jeffrey Vetter, Dong Li, Anthony Danalis, Vinod Tipparaju, Philip Roth, Jeremy Meredith, Jan Hashmi, Kyle Spafford, Pat Worley, Gabriel Marin, Seyong Lee, Collin McCurdy, Olaf Storaasli Not pictured: Dick Glassbrook (GT), Keeneland team